Welcome to my collection of Digital Design & VLSI projects implemented in Verilog/SystemVerilog. This repo is a structured portfolio of my learning journey from basic combinational circuits → sequential designs → FSMs → CMOS-level projects → mini processors.
-
Updated
Sep 10, 2026 - Verilog