Skip to content
View BTFLV's full-sized avatar

Highlights

  • Pro

Block or report BTFLV

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. tt07-subleq-fram-cpu tt07-subleq-fram-cpu Public template

    Forked from TinyTapeout/tt07-verilog-template

    Subleq CPU with SPI FRAM and UART Output

    Verilog 2

  2. PROE_WGR-V PROE_WGR-V Public

    Ein in Verilog implementierter RISC-V Prozessor (RV32I/RV32E) inklusive Peripheriebus und diversen Modulen wie UART, SPI und Timern. Das Repository bietet eine vollständige Umgebung inklusive Softw…

    Verilog 1

  3. tt05-btflv-8bit-fp-adder tt05-btflv-8bit-fp-adder Public

    8 Bit Floating Point Adder for Tiny Tapeout 05

    Verilog

  4. BTFLV-PROE_WGR-V-ASIC BTFLV-PROE_WGR-V-ASIC Public

    ASIC CI/CD von WGR-V

    Verilog

  5. btflv.github.io btflv.github.io Public

    Root Repo

    HTML

  6. DoxNet DoxNet Public

    Simple Verilog Documentation Generator

    Python